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Abstract—This paper presents a general optimization method-
ology for analog blocks in RF applications, with CMOS nanome-
ter technologies, based on the complete exploration of all-in-
version regions of MOS transistor (MOST). The fundamental
tool is the systematic use of the MOST gm/ID technique and
the description of the real behavior of all devices by means of
semi-empirical models. To exemplify this technique, the differen-
tial ratioless cross-coupled LC-tank voltage controlled oscillator
(LC-VCO) circuit is studied. The implemented design flow
minimizes the LC-VCO phase noise considering the constraints of
current consumption, output common-mode voltage and output
amplitude. To verify the method, six LC-VCO were designed and
validated by comparing them with the corresponding electrical
simulations.
Index Terms—Optimization, Low power, MOST all-inversion
regions, Design Methodology, LC-VCOs, RF
I. INTRODUCTION
At present, the demands of low-cost, efficient and quick
time-to-market solutions oblige RF designers to use CMOS
nanometer technologies as well as accurate design methodolo-
gies applied prior to electrical simulations. It is particularly
useful to observe the design’s trade-offs when low-power
constraints exist. This paper presents a general design method-
ology focused on nanometer technologies for analog RF
blocks that provides the electrical elements sizing as well as
the design compromises. The circuit used to exemplify the
technique is a cross-coupled differential LC-VCO in which
nMOS and pMOS transconductances can take different values
(ratioless LC-VCO). The design process is established over
the exploration in all-inversion regions of the MOST, to find
the best working zone.
We distinguish four main steps:
1) MOST semi-empirical modeling : The MOST is char-
acterized as function of the gm/ID ratio, which defines
the MOST inversion region and has a biunivocal relation
with the normalized current i = ID/(W/L) [1], [2],
with ID, W and L the MOST drain current, width and
length, respectively. By measurements or simulations,
the behavior of a small set of MOST is captured in
look-up tables (LUTs). In them, gm/ID is related biuni-
vocally with basic MOST characteristics: transconduc-
tance gm, drain-source conductance gds, drain current
ID, normalized intrinsic capacitances C
′
ij , with ij =
{gs, gd, gb, bd, bs} and noise parameters. In this work,
these data are extracted via electrical simulation with the
information provided by the foundry. As a hypothesis,
MOST is considered to be working quasistatically, so its
working frequency f0 is at least one tenth of its transition
frequency fT [3].
2) Passive semi-empirical modeling : Parasitic parameters
extraction of passive components (inductors, capacitors,
varactors and resistors) are expressed in LUTs, for the
working frequency f0. Since for each nominal value of
the element, different geometries are possible, only the
best devices are included in the LUTs (e.g. devices with
the largest quality factor for each nominal value).
3) Signal and noise analytical modeling : RF block core
characteristics are modeled. When necessary, perform
the equations modifications to link them with the device
characteristics described in steps 1) and 2).
4) Design Flow : Create a simple and systematic design
flow where the relations between block equations, ex-
tracted parameters and necessary decisions are properly
organized, all intended to fulfill the particular specifica-
tions of the block and technological process constraints.
The paper is organized as follows. Section II presents the
way the CMOS process is modeled, dividing its study in
the modeling of MOST and passive components. Section III
discuses the design flow of one particular RF circuit: the
cross-coupled ratioless differential LC-VCO. Finally come the
Conclusions.
II. MODELING OF NANOMETER CMOS PROCESSES
A good modeling of the process involved in the design
is necessary in order to correctly characterize its active and
passive devices. Not doing so would lead to substantial
mismatches between the circuit features observed at the de-
sign level and after electrical simulation. MOST and passive
devices are modeled in this work using: a) semi-analytical
models whose parameters are in LUTs and depend on primary
electrical magnitudes; and b) semi-empirical models whose
data are in LUTs extracted from electrical simulations. These
models prove to be enough for RF applications at least until
5 GHz with our RF 1.2-V 90nm CMOS process.
A. MOS transistor model
As a rule of thumb [4], for the 90nm CMOS technol-
ogy used in this work, weak inversion (WI) is considered
for gm/ID above 20 V −1, strong inversion (SI) is below
Figure 1. MOST characteristics: (a) gm/ID vs. i; (b) gds/ID vs. gm/ID
and (c) C
′
ij vs. gm/ID for a wide set of W .
gm/ID=10 V −1 and moderate inversion (MI) is in the midst of
them, as shown in Fig. 1. Our MOST semi-empirical model
(semi-analytical for noise model) comprises LUTs with the
following data:
1) gm/ID as function of the normalized current i, shown
in Fig. 1.(a). The dependency of gm/ID with W , VDS
is slight and in a first approximation it can be neglected
if narrow devices with finger widths Wf <2 µm are
discarded.
2) gds/ID as function of gm/ID and VDS . The variation
with W is very slight, as seen in Fig. 1.(b), and it is not
considered here.
3) Normalized capacitances C
′
ij versus gm/ID, as seen in
Fig. 1.(c). The spread with W and VDS is reasonably
small, hence it is not considered in our approximation.
4) Noise parameters: a) thermal noise parameters γ/α [3],
as function of gm/ID and VDS (variation with W can
be neglected in a first approximation); b) flicker noise
parameter KF versus gm/ID, at f0 (dependency with
W and VDS is very low and not considered here).
5) Overdrive voltage VOD = VGS−VT versus gm/ID (the
spread of VOD with W and VDS is very low and it is
not included in our LUTs).
B. Passives model
The semi-empirical passive components’ models are ob-
tained via AC electrical simulations. The extraction of these
models depends on the topological location of the component;
for example, when the device has an AC grounded terminal
or when it is fully differential. In Fig. 2, the plots of parallel
parasitic resistance of inductance Lind and series parasitic
resistance of capacitance Ccap are shown for f0=2.45 GHz.
The best devices are marked with a black thick line. The
LUT includes, for each best device, the nominal value of the
Figure 2. (a) Inductor parallel parasitic resistance Rp,ind versus inductance
Lind for a wide set of inductors’ sizes; and (b) capacitor series parasitic
resistance Rs,cap vs. capacitance Ccap for a wide set of capacitors’ size.
element, the associated parasitic and its physical size. Despite
this semi-empirical modeling is simple, it gives us good
results. The biunivocal relation between the best element’s
nominal value and its parasitic, e.g. between the inductor
inductance and its parasitic serial resistance, is very useful
to generate a simple design flow.
III. DESIGN METHODOLOGY APPLIED TO AN LC-VCO
The implementation of the two last steps of the general
methodology of Section I are specific of each analog RF
circuit. Here, we choose to study a cross-coupled differential
LC-VCO, sketched in Fig. 3. Its special feature is that it
is a ratioless VCO, i.e. its nMOS and pMOS small-signal
transconductances gm,n and gm,p are not equal. Since both
transistors join the drain current ID, (gm/ID)n 6= (gm/ID)p.
As gm/ID indicates the MOST inversion region, nMOS and
pMOS transistors are in different inversion regions.
The design methodology here presented extends the work
of the authors in [2], where these transconductances were
considered identical (ratioed LC-VCO). The removal of this
bound permits to adjust the output amplitude voltage Aout,
common-mode output voltage Vo,cm and phase noise play-
ing with nMOS and pMOS coupled-pairs (gm/ID)n and
(gm/ID)p ratios. To implement this idea, we use an analytical
LC-VCO small-signal modeling, resumed next.
A. LC-VCO signal modeling
Oscillation frequency and oscillation condition are
f0 =
1
2pi
√
LindCtank
gtank =(gm,n + gm,p)/(2 kosc) (1)
with kosc the oscillation safety factor. Assuming that the
inductor parasitic conductance gind is much higher than the
varactor one (as the varactor parallel parasitic resistance is
around 20 kΩ), the tank capacitance and tank conductance are
Ctank =Cvar +
CMOS,n + CMOS,p
2
+ Cload (2)
gtank =gind +
gds,p
2
+
gds,n
2
(3)
Figure 3. VCO (a) schematic and (b) small-signal equivalent circuit.
with CMOS,n(p) the cross-coupled nMOS (pMOS) effective
capacitance (see Fig. 3), and Cvar and Cload the varactor and
load capacitances. The drain current is
ID =
2gind
(gm/ID)n 1/k
′
osc,n + (gm/ID)p 1/k
′
osc,p
. (4)
with k
′
osc,n(p) = (1/kosc − gds,n(p)/gm,n(p))−1. The output
amplitude voltage is [5]
Aout ∼= 8
pi
2kosc
(gm/ID)n + (gm/ID)p
, (5)
and Vo,cm, obtained using [6], depends on ID, Aout and the
nMOS transistor aspect ratio.
Finally, the phase noise model of this structure in the white
noise zone when gm,n 6= gm,p is derived similarly as in [2],
and results in
L = 10log
(
kBT
pi2
32
Γ2rms
Q2tankID
(
ξn
(gm
ID
)
n
+ξp
(gm
ID
)
p
) f20
∆f2
)
.
(6)
where kB is the Boltzmann constant, T is the absolute
temperature, Qtank the tank quality factor (with Qtank =
(ω0Lind, gtank)−1), Γ is the Impulse Sensitive Function [7],
f0 is the oscillation frequency, ∆f is the offset frequency and
ξn(p) = 12
((
γ
α
)
n(p)
+ 1kosc
)
. The ratio γ/α is the thermal
noise parameter which depends on gm/ID, as we stated in
Section II-A.
B. Design methodology flow
This subsection details the proposed design flow developed
here to implement the last step of the methodology introduced
in Section I. This design flow systematically obtains the
set of LC-VCOs that minimizes the phase noise for each
(gm/ID)n, with constraints in current consumption, output
common-mode voltage Vo,cm and output amplitude Aout. For
the sake of simplifying the explanation, the optimization pro-
cess is implemented exhaustively in the whole design domain,
being it all the feasible inductors Lind ∈ ΦLind and all the
nMOS transistor inversion levels (gm/ID)n ∈ ΦgmID,n. From
(4) and (6), to limit the increment of current consumption
when the phase noise is minimized, we consider (gm/ID)p
a thirty percent away from (gm/ID)n, that is (gm/ID)p ∈
(gm/ID)n · [0.7, 1.3] = Ψn,30%.
The corresponding design flow is organized as follows:
1) Start fixing a set of initial parameters: minimum tran-
sistor channel length Lmin, kosc, maximum equivalent
inductance Lind,max, minimum varactor capacitance
Cvar,min, Cload, and grids of Ψn,30%, ΦgmID,n and
ΦLind. Next, set the VCO specifications: f0, maximum
current ID,max, maximum phase noise Lmax at an
offset ∆f , minimum output amplitude Aout,min and
Vo,cm ∈ [Vo,cm,min, Vo,cm,max] [6].
2) Pick Lind,i and (gmID)n,k from ΦLind and ΦgmID,n.
3) From the inductor LUT, derive gind of Lind,i.
Obtain in, (gds/ID)n and C
′
ij,n from the picked
(gm/ID)n,k and the nMOS transistor LUTs.
For each (gm/ID)p,j of Ψn,30% calculate the drain
current ID,j from (4). Obtain ip,j and compute Wn,j and
Wp,j from in, ip,j and ID,j . Compute gds,n(p) from the
MOST LUTs. Finally, with (1) and (2) calculate Qtank
and Cvar.
Compute Vo,cm, Aout and L from [6], (5) and (6),
respectively.
If ID > ID,max, L > Lmax, Cvar < Cvar,min, Vo,cm /∈
[Vo,cm,min, Vo,cm,min] or Aout < Aout,min discard this
(gm/ID)p and choose another j. If finishing covering
all the elements of Ψn,30%, continue.
4) From all the valid (gm/ID)p found in 3), find the
(gm/ID)p that minimizes the phase noise L.
5) If all points of ΦgmID,n are not covered return to 2)
and increase k. Otherwise, find the k∗ of ΦgmID,n that
minimizes the phase noise Lik∗ . Then, if all points
of ΦLind are not covered return to 2) and increase i,
otherwise the design is finished.
The design flow is implemented in MATLAB rou-
tines, with f0=2.45 GHz, ∆f=400 kHz, ID,max=0.9 mA,
Cvar,min=40 fF, Aout,min=0.4 V and Vo,cm=[0.2, 0.6] V. The
family of curves of phase noise and power consumption,
shown in Figure 4, are obtained for ratioed and ratioless
VCOs. It is observed that lowest phase noise values are
reached in SI, and highest ones in WI; the contrary happens
for power consumption. It is also gathered that lower phase
noise and higher current are obtained when nMOS and pMOS
transconductances are not equal.
Figure 6 presents the (gm/ID)p color plot versus (gm/ID)n
and Lind. As expected, due to (6), the routine chooses the
minimum available (gm/ID)p for each (gm/ID)n, except
when the constraints are not met (for low inductor values).
Figure 5 represents the minimum phase noise value achieved
for each feasible inductor. For small inductors, some imposed
restrictions are reached and the minimum valid (gm/ID)n
raises, increasing the chosen (gm/ID)p and, from (6), the
corresponding phase noise, as gathered in the inset of Fig. 5.
Table I lists six LC-VCOs in the three inversion regions (SI,
MI and WI) for various tank inductors values. The computed
Table I
METHOD VALIDATION: COMPARISON BETWEEN RESULTS FROM MATLAB AND SPECTRERF SIMULATIONS.
Design (gm/ID)n (gm/ID)p Aout (V) Vo,cm (V) L@400kHz (dBc/Hz) Lind Rind ID Wn Wp Cvar(1/V) (1/V) Calc. Sim. Calc. Sim. Calc. Sim. (nH) (kΩ) (mA) (µm) (µm) (pF)
PSI1 10 7 0.9 1.16 0.51 0.54 -119.2 -118.2 2.6 0.64 0.73 15.1 25.9 1.36
PSI1 10 7 0.9 1.16 0.51 0.54 -110.6 -111.3 8.7 1.6 0.29 6.0 10.2 0.26
PMI1 16 11.3 0.56 0.72 0.39 0.37 -115.5 -115.3 2.6 0.64 0.45 44.8 41.9 1.27
PMI2 16 11.3 0.56 0.72 0.39 0.37 -113.3 -112.2 5.1 1.12 0.25 25.4 24.0 0.54
PWI1 20 14 0.45 0.58 0.28 0.29 -110.2 -109 5.1 1.12 0.20 115.3 36.0 0.38
PWI2 20 14 0.45 0.58 0.28 0.29 -113.6 -112.6 2.6 0.64 0.35 181 63.3 0.98
Figure 4. Comparison of (a) phase noise and (b) drain current for three
real inductors considering ratioless(continuous line) and ratioed (broken line)
VCOs.
Figure 5. Minimum phase noise obtained from the design flow. The inset
shows its corresponding (gm/ID)n.
L, Aout and Vo,cm are compared with the SpectreRF simulated
results. As expected, (gm/ID)p value is lower than (gm/ID)n
so as to reduce the phase noise. For all designs, phase noise
error is lower than 1.2 dB. Finally, for the amplitude and
common-mode voltage the relative error is below 10%, which
is a very good result if considering the simplifications made
in (5).
IV. CONCLUSIONS
This paper presents a general optimization methodology
for RF analog blocks implemented in CMOS nanometer
technologies which study all-inversion regions of the MOST.
Semi-empirical models are used for the process components
(MOST, inductors, capacitors, varactors, resistors), obtaining
their LUTs from electrical simulations. A differential cross-
coupled LC-VCO with ratioless nMOS and pMOS transcon-
ductances is used to exemplify the last two steps of the
methodology. A design flow that minimizes the phase noise
Figure 6. Color plot of (gm/ID)p versus (gm/ID)n and Lind. Zones
where constraints are not met are shadowed.
considering power, output amplitude and output common-
mode voltages constraints is developed and implemented in
MATLAB routines. Trade-offs between designing ratioed and
ratioless LC-VCOs are given. Six LC-VCO designs were
simulated, whose characteristics match, with an acceptable
error, with the computed data.
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